• Mar 26, 2024 News!Vol.16, No. 1 has been published with online version.   [Click]
  • Jan 02, 2024 News!All papers in IJET will be publihsed article by article staring from 2024.
  • Nov 03, 2023 News!News | Vol.15, No. 4 has been published with online version.   [Click]
General Information
    • ISSN: 1793-8236 (Online)
    • Abbreviated Title Int. J. Eng. Technol.
    • Frequency:  Quarterly 
    • DOI: 10.7763/IJET
    • APC: 500 USD
    • Managing Editor: Ms. Jennifer Zeng
    • Abstracting/ Indexing: Inspec (IET), CNKI Google Scholar, EBSCO, ProQuest, Crossref, Ulrich Periodicals Directory, Chemical Abstracts Services (CAS), etc.
    • E-mail: ijet_Editor@126.com
Editor-in-chief
IJET 2012 Vol.4(6): 821-825 ISSN: 1793-8236
DOI: 10.7763/IJET.2012.V4.492

A Novel Approach for Providing Fault Tolerance to FPGA-Based Reconfigurable Systems

Upasana Sharma and Shampa Chakraverty

Abstract—The dynamically reconfigurable Field Programmable Gate Arrays (FPGAs) are most frequently employed for developing adaptive embedded systems. They are also being increasingly used as co-processors in high performance computing applications. For these systems to be fielded in harsh environments such as those encountered in space, extra- terrestrial locations and regions of extreme conditions on the earth, one must adopt fault tolerant design techniques to ensure uninterrupted and reliable operation despite the occurrence of faults. Commercial Off-the-Shelf (COTS) FPGA components offer a cost effective design trajectory where the designer can choose among a rich variety of FT approaches and techniques. This paper compares the various FT techniques and proposes a novel method in which these techniques can work together to provide a synergetic approach for fault tolerant FPGA design.

Index Terms—FPGA, fault tolerance techniques, dynamic partial reconfiguration.

Upasana Sharma was with the Division of Computer Engineering, Netaji Subhas Institute of Technology, New Delhi, India -110078. She is now with Safenet Inc., Noida, (U.P.), India - 201301 (e-mail: upasanash@yahoo.com).
Shampa Chakraverty is with the Division of Computer Engineering, Netaji Subhas Institute of Technology, New Delhi, India - 110078 (e-mail: apmahs@gmail.com).

[PDF]

Cite: Upasana Sharma and Shampa Chakraverty, "A Novel Approach for Providing Fault Tolerance to FPGA-Based Reconfigurable Systems," International Journal of Engineering and Technology vol. 4, no. 6, pp. 821-825, 2012.

Copyright © 2008-2024. International Journal of Engineering and Technology. All rights reserved. 
E-mail: ijet_Editor@126.com