Abstract—At present, many of the computations in signal processing and wireless communication applications are linked with complex analysis of several functions. These complex functions are combination of sine and cosine terms that generally spread in the channel. Most of these functions can be split into elementary functions. In this paper we present a hardware efficient architecture by using CORDIC algorithm for the calculation of sine and cosine functions. This approach is simulated using ModelSim simulation software, synthesized using Xilinx ISE design suite and the proposed architecture is implemented on Xilinx FPGA target device i.e. SPARTAN 3E. Finally, the device utilization summary and timing reports are presented.
Index Terms—CORDIC, FPGA, Pipelined processor, sine and cosine generator.
R. Ranga Teja, Student, Dept. of ECE, Srikalahasteeswara Institute of Technology, Srikalahasthi, Andhra Pradesh, India. Ph:09985259705,E-mail:firstname.lastname@example.org.
Dr. P. Sudhakara Reddy, Associate Professor, Dept. of ECE, Srikalahasteeswara Institute of Technology, Srikalahasthi, Andhra Pradesh, India. Ph: 09703415601, E-mail:email@example.com.
Cite: R. Ranga Teja, P. Sudhakara Reddy, IEEE, Member, "Sine/Cosine Generator Using Pipelined CORDIC Processor," International Journal of Engineering and Technology vol. 3, no. 4, pp. 431-434, 2011.