• May 26, 2014 News! Vol.5, No.2 has been indexed by EI(Inspec)!   [Click]
  • Jul 22, 2014 News! Vol.7, No. 3 has been published with online version.
  • Jul 22, 2014 News! Vol.7, No.3 has been indexed by Crossref
General Information
Editor-in-chief
Prof. Abdul Razaque
University of Bridgeport, USA

IJET 2011 Vol.3(4): 431-434 ISSN: 1793-8236
DOI: 10.7763/IJET.2011.V3.265

Sine/Cosine Generator Using Pipelined CORDIC Processor

R. Ranga Teja and P. Sudhakara Reddy

Abstract—At present, many of the computations in signal processing and wireless communication applications are linked with complex analysis of several functions. These complex functions are combination of sine and cosine terms that generally spread in the channel. Most of these functions can be split into elementary functions. In this paper we present a hardware efficient architecture by using CORDIC algorithm for the calculation of sine and cosine functions. This approach is simulated using ModelSim simulation software, synthesized using Xilinx ISE design suite and the proposed architecture is implemented on Xilinx FPGA target device i.e. SPARTAN 3E. Finally, the device utilization summary and timing reports are presented.

Index Terms—CORDIC, FPGA, Pipelined processor, sine and cosine generator.

R. Ranga Teja, Student, Dept. of ECE, Srikalahasteeswara Institute of Technology, Srikalahasthi, Andhra Pradesh,  India. Ph:09985259705,E-mail:rangateja@gmail.com.
P. Sudhakara Reddy, Associate Professor, Dept. of ECE, Srikalahasteeswara Institute of Technology, Srikalahasthi, Andhra Pradesh, India. Ph: 09703415601, E-mail:psr_vlsi_dsp@rediffmail.com.

[PDF]

Cite: R. Ranga Teja and P. Sudhakara Reddy "Sine/Cosine Generator Using Pipelined CORDIC Processor," International Journal of Engineering and Technology vol. 3, no. 4, pp. 431-434, 2011.

Copyright © 2008-2013. International Association of Computer Science and Information Technology Press (IACSIT Press)
E-mail: pub@iacsit.org Tel./Fax:+65-31563599