Abstract—In this paper, we present the temperature based simulation and analysis of gate leakage current for the proposed low-stress IP3 SRAM bit cell. In CMOS technologies, cache memory occupies a large die area and this may experience different temperatures. Under temperature variations, performance of the system may degrade. Therefore, in the IP3 SRAM cell, gate leakage has been analyzed under temperature variations. It is observed that with rise in temperature, leakage and standby power dissipation increases. The observation of the effect of temperature variations on standby power indicates that increase in standby power is minimum for P3 cell and IP3 cell, with respect to 6T and PP SRAM cells. The gate leakage observed is minimum in IP3 cell with temperature variations. This work is being carried out at deep-sub micron CMOS technology, 45nm, with tox=2.4nm, Vthn=0.22V, Vthp=0.224V, VDD=0.7V and temperature is varied from -250C to +1250C.
—Gate Leakage, IP3-SRAM cell, sub-threshold leakage, SRAM, standby power.
Neeraj Kr. Shukla, is with the ITM University, Gurgaon-122017, (Haryana), India (email: email@example.com)
R. K. Singh is with Bipin Tripathi Kumaon Institute of Technology, Dwarahat, Almora, (Uttarakhand), India.
Manisha Pattanaik is with ABV-IIITM, VLSI Group, Department of IT, Gwalior, (Madhya Pradesh), India.
Cite: Neeraj Kr. Shukla, R. K. Singh, and Manisha Pattanaik, "Analysis of Gate Leakage Current in IP3 SRAM Bit-Cell under Temperature Variations in DSM Technology," International Journal of Engineering and Technology
vol. 4, no. 1, pp. 67-71, 2012.