

Now, we can determine the size ratio (W/L)₃ of M3. Since M3 is to be biased in triode, we use the triode equation

$$RM_3 = \frac{1}{kp \left(\frac{W_3}{L_3} \right) (|V_{gs3}| - |V_{tp}| - |V_{ds3}|)} \quad (3)$$

V_{GS3} must be high to bias M3 in deep triode, hence, an initial value of |V_{GS3}| = 1.2V is chosen. When M3 is biased at the midpoint of the V_{ds3} vs. I_{d3} curve,

$$|V_{DS3}| = V_{swing}/2 = 0.5V.$$

Substituting all values in the above equation, we obtain (W/L)₃ = (12.371um/0.18um)

The frequency of the VCO depends on the width of the source coupled pair, M1 and M2 of the delay cell. In general,

$$f_o = \frac{1}{2Ntp}, \text{ where } tp = RC \times \ln 2$$

C_l is the loading capacitance, and its value depends on the size of the source coupled pair in the current delay cell, the size of the SC pair in the next delay cell, and the size of the triode-biased PMOS, M3.

$$C_l = \frac{1}{2NRf_o \ln 2} = \frac{1}{2 \times 31.9GHz \times 600\Omega \times \ln 2} = 0.21092pF$$

Since the size of the SC pair in the next delay cell dominates the contribution to C_l, we will approximate C_l = C_{gs}(M1) as an initial approximation.

$$C_{gs}(M1) = W1 \times L1 \times C_{ox} = W1 \times 0.18um \times 8.445 \times 10^{-3} = 0.21092pF.$$

$$\text{Hence, } (W1/L1) = (138.59um/0.18um)$$

III. DESIGN OF BIAS CIRCUITRY

A replica bias scheme is implemented to maintain a constant V_{swing}. Although the design of a replica bias is more complicated than a constant bias scheme, the use of a replica bias allows the VCO to be less susceptible to process variations, noise on the power supply, and temperature variations. This is accomplished by designing PBIAS to fluctuate correspondingly with I_d of M3, and NBIAS to fluctuate correspondingly with I_{bias}. In other words, a replica bias ensures the voltage drop across M3 and M4, and the voltage drop across the current source to remain at a constant, despite fluctuations in I_{tail}. Since the VCO is designed to operate at a high frequency within a narrow frequency range, a replica bias is essential for a robust design. Since a low voltage rail of 1.8V is used, we are unable to design a cascoded NMOS current source in the delay cell. Hence, we have only used one NMOS to create a current source. The approximations and hand calculations used in designing the bias circuitry are

Since we know M3 must be in deep triode, we set V_{gs9} = 1.15V much larger than V_{gs14} = 0.55V, which is just enough to turn M14 on. Hence,

$$R = 180.18\Omega$$

$$V_{ov9} = V_{gs9} - V_{tp} = 1.15V - 0.437V = 0.713V$$

$$V_{ov14} = V_{gs14} - V_{tn} = 0.55V - 0.445V = 0.105V = V_{ov6}$$

M14, M9, and M6 must be in saturation. Hence, we can use the following formulas to determine the size of all three transistors.

$$\frac{I_{bias}}{2} = Kn \left(\frac{W}{L} \right)_{14} V_{ov14}^2$$

$$\frac{I_{bias}}{2} = Kp \left(\frac{W}{L} \right)_9 V_{ov9}^2$$

$$I_{bias} = Kn \left(\frac{W}{L} \right)_6 V_{ov6}^2$$

The calculated sizes are (W/L)₁₄ = (70.137um/0.18um), (W/L)₉ = (6.4um/0.18um), and (W/L)₆ = (140.21um/0.18um). Note that the sizes of M14 and M6 are especially large in order to keep both transistors in saturation with a low V_{gs} of 0.55V.

Hence, the PBIAS = V_{dd} - V_{gs9} = 1.8V - 1.15V = 0.65V and NBIAS = V_{gs14} = 0.55V.




Fig. 4. Circuit Diagram of Bias Circuitry

IV. DESIGN OF TUNING CIRCUITRY

We chose V_{tune_max} = 1V and V_{tune_min} = 0V for ease of use. The corresponding gain of the VCO is given by

$$K_{VCO} = \frac{df_o}{dV_{tune}} = \frac{f_{max} - f_{min}}{V_{tune_{min}} - V_{tune_{max}}} = \frac{1.9GHz - 1.884GHz}{0V - 1V} = -16MHz/V$$

To build a safety margin, we set K_{vco} = -22MHz/V. The size of M7 and M8 can be determined by the following relation

$$GM_{7-8} = \frac{K_{VCO} \times (|V_{gs3}| - |V_{tp}| - |V_{ds3}|)}{-f_o \times R_{M3}} = 16.6544uA/V$$

Hence,

$$I_{tune_max} = 16.65uA/V \times 1V = 16.65uA$$

Since I_{tune_bias} must be larger than I_{tune_max}, we set I_{tune_bias} = 20uA.

Finally, to determine the size of M7 and M8,

$$GM_{7-8} = \sqrt{I_{tune_bias} \times \left(\frac{W}{L} \right)_7} = 16.6544uA/V$$

$$(W/L)_7 = 0.1504 = (0.027um/0.18um)$$

However, the minimum width allowed for 0.18um technology is 0.3um. Hence, we will scale W₇ up by a factor of 10, and adjust the gain of the current mirror M11 to M12 to obtain the correct I_{tune_bias}.

Since M7 and M8 were scaled by a factor of 10, we must scale I_{tune_bias} also by a factor of 10, and design 10(W/L)₁₁ = (W/L)₁₁ to obtain the appropriate I_{tune}. The

size of the PMOS current source of the tuning circuit is obtained by

$$I_{tune_bias} = \frac{K_p}{2} \left(\frac{W}{L} \right)_{Ptune_bias} (|V_{gs}| - |V_{tp}|)^2$$

where $I_{tune_bias} = 10 \times 20\mu A = 200\mu A$, $|V_{gs}| = |PBIAS - V_{dd}| = |0.65V - 1.8V| = 1.15V$. Therefore, $(W/L)_{Ptune_bias} = (1.53\mu m / 0.18\mu m)$. For M11 and M12, we arbitrarily choose $(W/L)_{11} = 0.3\mu m$ and $(W/L)_{12} = 3\mu m$.




Fig.5. Circuit diagram of tuning circuitry

V. CIRCUIT IMPLEMENTATION

The calculated sizes summarized in Table 2 are used in our initial simulation. However, we made significant modifications based on parametric simulation results. The modifications made and the actual implementation of the VCO is discussed in this section of the report. Figure 2 shows the schematic of the VCO in Cadence. According to the previous section, the VCO is composed of three delay cells, a bias block, and a tuning block.




Fig. 6. 9-Stage Ring Oscillator

The above circuit is the 9-stage ring oscillator, which consist of 9-delay cells , bias circuitry, and tuning circuitry. The interconnection of all 9-stages are cascaded to each other and feedback to the input of the first delay cell so that by tuning the tuning voltage, we can get the required oscillations of frequency is 1.9GHz.

VI. PRE-LAYOUT SIMULATION

The designed VCRO has to work according to its functionality. After the generation of net-list of SPICE the simulation results are produced by using H-SPICE. We add

all the required input voltages such as tuning and bias voltage. The power supply is given as 1.8V. For simulation we used the standard termination resistance 180.2 ohms. The total power dissipation of the entire VCRO is also calculated using H-SPICE. The differential waveform ($V_{out+} - V_{out-}$) of the VCO output, and shows the gain and phase shift of V_{out+} and V_{out-} waveforms. The voltage swing is almost 1V, as designed.




Fig.7. Simulation results of Differential Amplifier

Fig.7. shows the transfer characteristic that shows the functionality of the Differential Amplifier. The desired output voltage swing is obtained as -1 to 1V. In the above graph x-axis showing the time and y axis represent the voltage. The two graphs show the transient and AC response outputs. For the transient response the voltage swing is between -1 to 1V and AC response of differential amplifier given that gain of 53dB.

The frequency of oscillation and the performance of the tuning circuit was thoroughly described. In summary, the frequency of oscillation with $V_{tune+} = V_{tune-} = 0V$ is 1.9001GHz and with $V_{tune+} = 0.9V$ and $V_{tune-} = 0V$ is 1.884GHz. The voltage swing is unchanged as the frequency changes from 1.884GHz to 1.9GHz.

First current output labelled as I_{on} in figure 5.1 gives minimum current for all zero bits and maximum current for all one bits. The second current output I_{op} in figure 5.1 gives a maximum current for all zero bits and minimum current for all one bits. The two current outputs always show a change with respect to the change in the corresponding digital inputs.

A. Pre Layout Simulation of VCRO




Fig. 8. Pre Layout Simulation of VCRO

The Fig.8. shows the simulation result of 9-stage ring

oscillator, which produces the frequency of range 1.884GHz to 1.9GHz. The frequency of oscillation and the performance of the tuning circuit was thoroughly described.

The layout of VCRO is drawn using Layout-XL and cleared the extraction warnings, errors. The problem getting while doing the layout is the metals spacing, sizing of metals. The number of metals used are 3-metals to designed the whole voltage controlled ring oscillator.



Fig. 9. Layout of VCRO

The layout of VCRO is drawn using Layout-XL and cleared the extraction warnings, errors. The problem getting while doing the layout is the metals spacing, sizing of metals. The number of metals used are 3-metals to designed the whole voltage controlled ring oscillator.

Both DRC and LVS of the VCRO layout is done using Assura. In this, it compares the schematic and layout. The comparison between the pins mismatch, nets mismatch, devices mismatch.

Actually, pre-layout simulation does the functionality and it would not consider the parasitic. So that in post layout simulation considering the parasitic, the delay between the input to output would increased because of the parasitic. The above figure shows the Assura RCX run LVS completed successfully.




Fig.10. shows the extracted view of R & C

B. Power Consumption

One of our main aims is to reduce the total power consumed by the whole design by reducing the total power consumption from the analog part as the power consumption at the digital decoder is usually negligible due to dynamic nature of the CMOS logic cells.

C. Comments

The total power consumed by the VCRO is evident from the figure that the VCRO consumes a maximum power of 27mW. In the above graph, X-axis showing time and Y-axis shows the total Voltage swing. In this design, power supply of 1.8V is selected.

D. Layout

Much of the layout for the VCRO was straight forward. The tool virtuoso XL is used for the layout purposes. First the basic differential amplifier, bias circuitry and tuning circuitry are drawn. Then place and route for these cells was performed by hand to complete the whole layout. These blocks, which has cascaded 9-stages of differential amplifiers, were also laid out with the intent of having equal spacing between the outputs, allowing for easy connection to the VCRO. To minimize the area, a full custom design was performed.

The layout of the cell measures 35.72m x 29.80um. To save time, we utilized the readymade transistor from the CMCpcells library to layout the circuit. We originally intended to use poly resistors to layout the resistance of 180.2Ω in the bias circuitry. However, the resistance is too low for a poly resistor, and we resolved to use an N-implant resistor, due to its lower sheet resistance. In additions, this layout utilizes two metal layers to provide connections to the metal contacts. As for body contact sharing, all transistors require a connection to a voltage biased body contact. For PMOS transistors, the body is of N-type and connected to VDD. For NMOS transistor, the body is of P-type and grounded. DRC allows transistors to share a body contact as long as the contact is within 5 μm from the body. Hence, we can reduce the number of body contacts in the layout by sharing between transistors. The following is an excerpt from the built-in DRC test in Cadence. The excerpt shows that our layout has successfully passed the DRC test.




Fig.11. Post-Layout Simulation Result of VCRO

VII. CONCLUSION

The design of our Voltage Controlled Oscillator (VCO) was implemented using a 9-stage ring oscillator. A slow-slewing saturated topology was used for all nine delay cells of the ring oscillator. From circuit simulations, the oscillating voltage swing is close to 1V. The output frequency varies from 1.884GHz to 1.9GHz by adjusting the tuning voltage from 0.9V to 0V. Therefore, the simulated K_{VCO} is -17.9MHz/V, which is very close to the calculated value of -16MHz/V. The power consumption is of the VCO is 3.2mW at 1.9GHz, and the total consumed cell area is 35.72m*29.80um. Therefore, we have met or exceeded all project specifications.

The goals of this project are concluded in this chapter. First, different VCRO architectures were analyzed to determine the optimal topology for the given performance specifications with minimum power consumption. Second, the exact implementation of the chosen architecture was investigated in an effort to use the minimum amount of power. Due to some limitations the speed of the designed 9-stage VCRO cannot able to be measured. After a complete analysis, the block was simulated for functionality verification. Once confirmation of correct operation was achieved, a complete layout was done in order to optimize the area.

Simulation results from Spice demonstrate that the VCRO achieves all required performance specifications in terms of accuracy and performance parameters such as minimum cell area and minimum power. The measured phase margin >55 degree and gain 100v/v. Finally, there should be no problems with accuracy as the current source transistors were sized in such a way that matching would not be a problem.

ACKNOWLEDGMENT

The authors would like to acknowledge MS Ramaiah School of Advanced Studies, Bangalore for providing the lab

facilities in carrying out this work. Astrum Designs and Advanced Research, Bangalore is also acknowledged in this paper.

REFERENCES

- [1] Alcin Alper Eken and John P. Uyemura, "Voltage-Controlled Ring Oscillator in 0.18 μ m CMOS," IEEE Journal of solid-state circuits, vol. 39, no. 1, Jan. 2004.
- [2] Nicodimus Retdian, Shigetaka Takagi and Nobuo Fujii, "Voltage controlled ring oscillator with wide tuning range and fast voltage swing," Dept. of Communications and integrated systems, Tokyo institute of Technology, Mar.1999.
- [3] Rafael J. Betancourt-Zamora and Thomas H. Lee, "Low phase noise CMOS ring oscillator VCOs for frequency synthesis," Stanford University, 420 via palou mall, Dec. 2001.
- [4] Bharath Kumar, Cyril Prasanna Raj P, Design and VLSI Implementation of Differential Based Ring Oscillator, SASTech Journal, Vol.2, 2009
- [5] Bosco Leung, "VLSI for Wireless Communication," Pearson Education publisher, New York, 2002, ISBN 81-297-0403-X.
- [6] Behzad Razavi, "Design of Analog CMOS Integrated Circuits," Tata McGraw-Hill Publishing Company Limited, New Delhi, 2002, ISBN 0-07-238032-2.
- [7] Stephen Williams, Hugh Thompson, Michael Hufford, Eric Naviasky, "An Improved CMOS Ring Oscillator PLL with Less than 4ps RMS Accumulated Jitter", IEEE 2004 custom integrated circuits conference, Cadence Design Services, 6210 Old Dobbin Lane, Suite 100, Columbia, Maryland 21045, USA.
- [8] Rafael J. Betancourt-Zamora, Ali Hajimiri, Thomas H. Lee, "A 1.5mW, 200MHz CMOS VCO for Wireless Biotelemetry", Allen Center FOR Integrated Systems, Electrical Engineering Department, Stanford University.
- [9] Thomas Chandler and Shion Hung, Non-Members, IEEE, "Analysis of Variation Sources in Ring Oscillator Layouts", May 2003.
- [10] Colin Weltin-Wu, "A Low Phase Noise Ring Oscillator Phase-Locked Loop for Wireless Applications", Submitted to the Department of Electrical Engineering and Computer Science, May 2005.
- [11] Joseph Sinohin Panganiban, "A Ring Oscillator Based Variation Test Chip", Massachusetts Institute of technology, June 2002.
- [12] M. Helena Fino, "NMOS Symmetric Load Ring VCOs Modeling for Submicron Technologies", Department of Electrical Engineering, FCT/UNL, Quinta da Torre, 2829-516 Caparica, Portugal.