• Mar 01, 2017 News! Vol.8, No.2 has been indexed by EI(Inspec)!   [Click]
  • Mar 01, 2017 News! Vol.8, No.1 has been indexed by EI(Inspec)!   [Click]
  • Mar 01, 2017 News! Vol.7, No.6 has been indexed by EI(Inspec)!   [Click]
General Information
Editor-in-chief
Prof. T. Hikmet Karakoc
Anadolu University, Faculty of Aeronautics and Astronautics, Turkey

IJET 2017 Vol.9(1): 67-70 ISSN: 1793-8236
DOI: 10.7763/IJET.2017.V9.947

Design of Addition/Subtraction for BIN/BCD Numbers

Tara Tavakoli, Nastaran Parvin, Safiyeh Nikkhahsani, and Seyed Reza Talebiyan
Abstract—This paper aims to find a solution for a new design of binary / BCD adder / subtraction to increase the speed of operations and decrease the delays in signed numbers as well as the unsigned ones. A very important operation in mathematics for digital systems is adding binary/BCD numbers. Many different ways have been presented for addition and subtraction of BCD,this paper has presents no signbit numbers adder and subtractor many papers presented adder and subtractor for binary BCD numbers but all of them have some problems with their final assessment in this paper this problem is solved by adding EOP (end of operation signal). Here, a new design for addition or subtraction has been offered, without taking the signbit in BCD format that works perfectly.

Index Terms—Adder, subtractor, signbit, condition, Restructuring , EOP (end of operation signal).

The authors are with Imamreza internationaluniversity, Mashhad, Iran (e-mail: tara.tavakkoli@gmail.com).

[PDF]

Cite: Tara Tavakoli, Nastaran Parvin, Safiyeh Nikkhahsani, and Seyed Reza Talebiyan, "Design of Addition/Subtraction for BIN/BCD Numbers," International Journal of Engineering and Technology vol. 9, no. 1, pp. 67-70, 2017.

Copyright © 2008-2015. International Journal of Engineering and Technology. All rights reserved. 
E-mail: ijet@vip.163.com