• Mar 26, 2024 News!Vol.16, No. 1 has been published with online version.   [Click]
  • Jan 02, 2024 News!All papers in IJET will be publihsed article by article staring from 2024.
  • Nov 03, 2023 News!News | Vol.15, No. 4 has been published with online version.   [Click]
General Information
    • ISSN: 1793-8236 (Online)
    • Abbreviated Title Int. J. Eng. Technol.
    • Frequency:  Quarterly 
    • DOI: 10.7763/IJET
    • Managing Editor: Ms. Jennifer Zeng
    • Abstracting/ Indexing: Inspec (IET), CNKI Google Scholar, EBSCO, ProQuest, Crossref, etc.
    • E-mail: ijet_Editor@126.com
Editor-in-chief
IJET 2014 Vol.6(6): 530-533 ISSN: 1793-8236
DOI: 10.7763/IJET.2014.V6.753

Adaptive Algorithms Based Cross Talk Reduction Techniques Using Efficient Multipliers in VerilogHDL

Devi Sivaraman and Neeraj Kr. Shukla

Abstract—Crosstalk is a phenomenon by which signals from one channel interfere with the signals of another. In this work, we have investigated the applications of cross talk elimination in interferometer, telecommunications, biomedicine, etc. to improve the performance in these areas. This paper discusses the various algorithms and techniques used to reduce cross talk with their trade-offs. A novel technique is proposed based on performance parameters of different multipliers and FFT method for the analysis of the said algorithms. The hardware utilization of a filter using truncated multiplier is efficient as there is a reduction of 73.64% in hardware with respect to FFT method while with normal cascade network multiplier the reduction is 83.87%.

Index Terms—Adaptive filter, cross talk, fast block least mean square algorithm, fast block least mean square algorithm with distributed arithmetic, FFT, FIR Filter, least Mean square, multipliers.

The authors are with the Department of Electrical, Electronics and Communication Engineering VLSI Design at ITM University, Gurgaon, India (e-mail: devi.sivaraman@gmail.com)

[PDF]

Cite: Devi Sivaraman and Neeraj Kr. Shukla, "Adaptive Algorithms Based Cross Talk Reduction Techniques Using Efficient Multipliers in VerilogHDL," International Journal of Engineering and Technology vol. 6, no. 6, pp. 530-533, 2014.

Copyright © 2008-2024. International Journal of Engineering and Technology. All rights reserved. 
E-mail: ijet_Editor@126.com